

IBM-POU920010050US1 Exam'nr M.Chaudry,  
09/841569

- 2 -



B: Amendments to The Claims:

What is claimed is:

1 Claim 1. (Currently Amended) A method for real time capture of the desired failing chip cell diagnostic information from high speed testing of a semiconductor chip, comprising the steps of:

    collecting data from scanning the circuits of said semiconductor chip having LSSD diagnostic registers on chip for a failing cell for desired handing of multiple failures on a failing chip for immediate scan-out off-chip at a level of assembly test after scan initialization of the LSSD diagnostic registers ~~ef on~~ on the semiconductor chip, said level of assembly test being selected from any level of a group consisting of: an initial manufacturing wafer test, a module test, a system level test, regardless of the clocking methodology, and

    for the desired failing chip handling on chip of multiple bit failure detection:

    providing data collection of a first failing cell in said LSSD diagnostic registers, and then skipping the collection of data up to a programmed amount to skip up to a subsequent failing cell, and

    recording the failure of a next failing cell recognized after said subsequent failing cell in said LSSD diagnostic registers while making reuse of logic including existing address registers for providing data synchronous with fail determination circuits for data collection used for collection of data of said first failing cell, and then

    pinpointing an actual failure for said next failing cell using additional data collected by reuse of the logic for data collection used for collection of data of said first failing cell .

IBM-POU920010050US1 Exam'nr M.Chaudry,  
09/841569

- 3 -



2. (Previously Amended) The method according to claim 1 wherein the semiconductor chip is provided on chip with supplemental address registers which supplement said existing address registers for providing data synchronous with fail determination circuits, employing ABIST comparison circuit to obtain a bit wise fail result vector corresponding to each device data out of a device under test, and wherein said bit wise fail result vector feeds a detect and encode circuit that determines if one and only one device data out failed, and if so, provides an encoded "address" that is concatenated to a corresponding register address field.
3. (Previously Amended) The method according to claim 2 wherein said bit wise fail result vector is fed thereafter into a hold and compare function circuit having a hold portion of the function providing for the "full" fail address field comprising multiple bits of the memory address of the device under test plus the failing output encoded address for identifying the failing location to be stored in a LS5D register of said semiconductor chip, and wherein the compare function provides for identification recording of subsequent unique and different failing locations to be identified in the device under test.
4. (Previously Amended) The method according to claim 3 wherein said hold and compare function circuit is configured to load the first and reload each subsequent unique failing location encountered, decrementing a programmable skip counter at each unique fail encountered, until said programmable skip counter reaches a final "zero" state.

IBM-POU920010050US1 Exam'nr M.Chaudry,  
09/841569

- 4 -



5. (Previously Amended) The method according to claim 4 wherein said hold and compare function circuit is configured to load the first and reload each subsequent unique failing location encountered, decrementing a programmable skip counter at each unique fail encountered, until the skip counter reaches an intended next failing cell recognized fail to be recorded.

6. (Original) The method according to claim 5 wherein said hold and compare function circuit allows said programmable skip counter to record a zero state as a default thus enabling the first fail to be recorded.

7. (Previously Amended) The method according to claim 1 wherein said supplemental address registers which supplement said existing address registers for providing data synchronous with fail determination circuits include a fail trap register, and there is provided a programmable skip counter, and a hold and compare function circuit, and wherein said programmable skip counter is enabled for initialization to a "record first fail" mode, and then with non-zero values of the programmable skip counter to a "record a next fail" mode, wherein said "record first fail" mode is considered the default or base function when the initial state of all registers is defined to be "0", and is obtained through scan initialization of the LSSD registers of the semiconductor chip.